

531,134

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
3 June 2004 (03.06.2004)

PCT

(10) International Publication Number
WO 2004/047387 A2

(51) International Patent Classification⁷: H04L 25/00

(21) International Application Number:
PCT/GB2003/005054

(22) International Filing Date:
20 November 2003 (20.11.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0227260.7 21 November 2002 (21.11.2002) GB

(71) Applicant (for all designated States except US): MAT-SUSHITA ELECTRIC INDUSTRIAL CO., LTD [JP/JP]; 1006 Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).

(72) Inventor; and

(75) Inventor/Applicant (for US only): AL-ADNANI, Adnan [GB/GB]; 36 Iveagh Avenue, London NW10 7DH (GB).

(74) Agent: DAWSON, Elizabeth, A.; A.A. Thornton & Co., 235 High Holborn, London WC1V 7LE (GB).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: RECONFIGURABLE SYSTEM ARCHITECTURE

(57) Abstract: Reconfigurable signal processing architecture includes a reconfigurable data processing module in which data is input to the module in a packet frame structure including configuration frames and processing frames. Each frame includes a header having at least one mode selection bit indicating whether the frame contains reconfiguration data or processing data. The module is operable in a reconfiguration mode or a processing mode according to the content of the frame header.



WO 2004/047387 A2